Bus Bandwidth
Bus bandwidth refers to the maximum amount of data that can be transferred across a computer bus in a given period of time, typically measured in gigabytes per second (GB/s). It represents a critical performance bottleneck in computer architecture, as it determines how quickly data can move between the CPU, memory, storage, and peripherals. The actual bandwidth achieved depends on both the physical width of the bus—the number of parallel data lines—and its clock speed. A wider bus or higher clock frequency increases potential throughput.
Physical and Electrical Factors
Bus bandwidth is constrained by hardware design choices made during system architecture. The number of parallel conductors in a bus determines how many bits can be transmitted simultaneously, while the clock frequency determines how many times per second data can be transferred. For example, a 64-bit bus operating at 1 GHz can theoretically transfer 8 GB/s. Real-world performance often falls short of theoretical maximums due to signal integrity issues, latency, and protocol overhead.
Common Bus Types
Different buses in a computer system have different bandwidth capabilities. Memory buses (such as DDR or HBM) typically offer the highest bandwidth, while peripheral buses like PCIe, USB, and Ethernet operate at lower rates. The bandwidth of the slowest component in a data path often determines overall system performance for that particular operation.
Source Notes
- 2026-04-07: Space Based AI Data Centers Feasibility Techno Economics Engineering · ▶ source
- 2026-04-22: LLM Inference · ▶ source